In this paper we report on the VLSI-implementation of a processor for competitive neural networks and its prototype implementation. The basic element of our SIMD-processor architecture are dedicated bit-serial processing elements that allow vector comparison using binary or integer metrics and support fast parallel minimum search. An AS|C with 32 processing elements was implemented. Systems with up to several thousand neurons can be implemented with our architecturefor applications as image coding, classification and associative processing.
INTRODUCTION
Lateral inhibition in competitive neural algorithms is commonly formulated as a search for the minimum distance or maximum correlation between an input pattern vector and the corresponding neuron weight vector. In Kohonen' s self-organizing feature map (SOFM)1), for instance, competition between neurons is computed with Kohonen's short-cut algorithm, determining the nearest neigbour neuron N; to stimulus Xs is by: lrj -minilo(llxn -W,ll) (1) Here llxn -fi{ll stands for an arbitrary vector norm, e.9., the Euclidean (maximum 23 MHz) and can be cascaded to a SlMD-computer of an arbitrary size. Currently, four chips are integrated in a prototype system (s .   Fig 3. ) developed as a research tool and demonstrator for neural networks and neural associative memories, coined ARAMYS (Autonomous Realtime Associative MemorY System). Referring to the prototype system, the chip is denoted as ARA-MYS-II. The chip was tested in the prototype system and current work focuses on the extension of the prototype system as a demonstrator, e.8. for vector quantisation in image coding, classification in pattern recognition, parallel template matching, and image inspection in automated visual industrial quality control. The ARAMYS system controller is based on a PC-board and the system works as a neural coprocessor for the PC host. Our architecture offers a basis for the efficient imple-mentation of vector quantizers3), k-nearest neighbor classifiers (k > 1)+) 
